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Abstract—We examine the traditional, symmetric, Manhattan
mesh design for field-programmable gate-array (FPGA) routing
along with tree-of-meshes (ToM) and mesh-of-trees (MoT) based
designs. All three networks can provide general routing for lim-
ited bisection designs (Rent’s Rule with 1) and allow locality
exploitation. They differ in their detailed topology and use of hier-
archy. We show that all three have the same asymptotic wiring re-
quirements. We bound this tightly by providing constructive map-
pings between routes in one network and routes in another. For
example, we show that a ( ) MoT design can be mapped to a
(2 ) linear population ToM and introduce a corner turn scheme
which will make it possible to perform the reverse mapping from
any ( ) linear population ToM to a (2 ) MoT augmented
with a particular set of corner turn switches. One consequence
of this latter mapping is a multilayer layout strategy for -node,
linear population ToM designs that requires only ( ) two-di-
mensional area for any when given sufficient wiring layers. We
further show upper and lower bounds for global mesh routes based
on recursive bisection width and show these are within a constant
factor of each other and within a constant factor of MoT and ToM
layout area. In the process we identify the parameters and charac-
teristics which make the networks different, making it clear there
is a unified design continuum in which these networks are simply
particular regions.
Index Terms—Butterfly fat tree (BFT), fat pyramid, fat tree,
field-programmable gate-array (FPGA), hierarchical, hierar-
chical synchronous reconfigurable array (HSRA), interconnect,
Manhattan, mesh, mesh-of-trees (MoT), multilevel metallization,
Rent’s rule, tree-of-meshes (ToM).
I. INTRODUCTION
I N THE DESIGN of field-programmable gate-arrays(FPGAs), we have seen mesh based (e.g., [1]–[5]), hierar-
chical (e.g., [6]–[11]), and hierarchical mesh interconnection
networks (e.g., [12], [13]). We have seen numerous studies
showing the characteristics of these networks, how they scale,
and empirically how they relate on particular designs (e.g., [7],
[9], [13]). In this paper, we examine how they relate in a more
fundamental manner. We ask if we can provide any guaranteed
bounds on the size of one network given a routing solution in
another network (e.g., given a mesh-of-trees (MoT) route, how
much larger or smaller can the tree-of-meshes (ToM) route be?
Mesh route?). We further ask if there are design variables that
allow us to tune the design space between two different network
types. This allows us to underscore the ways in which these
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networks are fundamentally similar and the ways in which they
are fundamentally different.
A. Why Does This Matter?
Each of these networks has interesting and useful properties.
We would like to know which of these properties are mutu-
ally exclusive and which properties might be simultaneously
achieved in a single network. For example:
• the ToM network can be placed entirely by recursive bi-
section;
• the MoT network can be laid out in two-dimen-
sional (2-D) area when given sufficient metal layers for
routing;
• since all three networks are ultimately embedded in
a mesh, the optimal mesh placement and routing will
achieve minimum wire lengths or minimum total wiring.
We have some evidence that certain combinations are not pos-
sible. For example, the traditional switch population schemes
for meshes require asymptotically more switches than the MoT
or ToM. So, we want to know the following.
• Is it possible to achieve the simplified placement and
routing of the ToM simultaneously with the MoT layout
guarantee?
• How much does the strict recursive bisection placement
which the ToM uses cost compared to an optimal mesh
placement? Is it an asymptotically larger costs or just a
constant larger?
• The MoT achieves asymptotically fewer switches than the
mesh; does it require asymptotically more wiring?
• The MoT can exploit 2-D locality better than the ToM;
what does this locality exploitation cost us?
By performing these equivalence mappings, we can answer
these questions and show when it is necessary to compromise
one good network property for another and when it is possible
to achieve good properties simultaneously in a single network
design.
Whether or not recursive bisection alone is sufficient for
placement is an important question in system-level interconnect
prediction. This shows up both in questions about the adequacy
of recursive bisection in constructive placements [14] and in
questions about the relationship between the pre-placement
and post-placement Rent parameters [15], [16] [see (1)]. These
relations help us provide, at least, an asymptotic answer. We
show that the pre-placement partitioning implies a constructive
layout and wiring which need never be more than a constant
factor greater than the optimal, post-placement wiring. This
gives us insight into the validity of using pre-placement parti-
tioning to predict wiring requirements; the constant factor gap
1063-8210/04$20.00 © 2004 IEEE
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Fig. 1. Equivalence relation summary.
between the upper and lower bound helps us understand the
source of variance in pre- versus post-placement wiring. This
further helps us understand the wiring tradeoffs which will be
involved when using fast-placement techniques for run-time
placement of FPGAs [17], [18].
In earlier work [10], we showed that a properly balanced
FPGA-style network may leave some compute elements un-
used in order to better utilize the expensive wiring. We demon-
strated this on a ToM network. The question remained whether
or not this result was transferable to more conventional mesh
networks. Tessier later showed that it was [19]. When we know
the fundamental equivalence relations between networks, we
will know when results such as this must necessarily transfer
between networks.
These equivalences allow us to establish the asymptotic rela-
tionships among the networks. As we consider the implications
of exponentially scaling chip and system capacities, it is impor-
tant to keep an eye on which resource requirements will fun-
damentally diverge and which are only constant factors apart.
For example, the constant factor of additional wire capacity in
the MoT or ToM may be a worthwhile expense to avoid paying
the asymptotically growing switch requirements in conventional
mesh designs.
B. Overview
Fig. 1 summarizes our key results. We start by briefly re-
viewing Rent’s Rule and the three network styles which anchor
the edges of our design space (Section II). We then show how
the MoT is contained in a linear population ToM (Section III).
We observe that a particular corner turn scheme, which only in-
creases the switches in the MoT by a constant factor, gives us
a MoT that contains a linear population ToM (Section IV); this
shows us that the designs are within a constant factor of each
other and identifies exactly the change we need to make to one
network to turn it into the other. This also shows us how to layout
a linear population ToM in constant area per endpoint when
given sufficient metal layers—giving us a design which can both
be placed easily and efficiently. We also use the MoT layout
to demonstrate that the MoT and linear switch population ToM
networks require, at most, a constant factor more wire channels
than the mesh. The MoT/linear-ToM layout shows us an upper
bound for mesh channels which is only a constant factor larger
than the lower bound. This further shows the cost of the easy
placement and good layout for the ToM or augmented-MoT is
bounded even in wire costs compared to the mesh. We then iden-
tify the set of parameterized differences between a pure MoT
and a traditional Mesh showing that there is a continuum design
between these two points (Section V). Combining bounds tran-
sitively, we see that all three networks require asymptotically the
same number of wires. We note that pure ToM designs require
only recursive bisection for layout, so these results suggest the
wiring benefit of full mesh placement versus recursive bisection
placement can be, at most, a constant factor effect.
II. BACKGROUND
All three network types—meshes, MoT, and ToM—are in-
stances of limited-bisection networks. That is, rather than sup-
porting any graph connectivity, like a crossbar or Benesˇ net-
work, these networks are designed to exploit the fact that a typ-
ical -node circuit or computing graph can be bisected (cut in
half) by cutting less than hyperedges. This is significant
as the bisection width of a network, , directly places a lower
bound on the size of the network when implemented in VLSI
[20]. With a crossbar or Benesˇ network, the bisection width is
, as is the subsequent bisection of each half of the net-
work. This means the horizontal and vertical width of the de-
sign, when implemented in a constant number of metal layers,
must be which implies VLSI layout area. In con-
trast, a network which only has bisection width
may be implemented in less area as noted below.
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A. Limited Bisection Model: Rent’s Rule
A common way of summarizing the wiring requirements for
circuits is Rent’s Rule [21]. Landman and Russo articulate this
model for relating the number of gates and the total number
of input and outputs signals,
(1)
This relationship assumes we attempt to maximize locality, i.e.,
we select the groups of gates so as to minimize the number
of signals ( ) which connect gates in a group to gates in other
groups. Rent’s observation was that this relation can be tuned
to model the IO requirements for all such well chosen sub-
groups . Here and are parameters that can be
tuned to fit the versus connectivity relationship for a de-
sign; is a constant factor offset which roughly corresponds
to the IO size of the primitive elements (gates, look-up tables)
in a design, and defines the growth rate. We can view as
a measure of locality. With , we have a design that has
bisection bandwidth, and hence, has little locality. Note
that any group of gates with bounded fanin, , will have at
most IOs to cut even if all their nets enter and exit
the partition. As decreases, more of the possible signal nets
are contained in the partition; the design has more locality and
admits to smaller implementations. Landman and Russo, and
a large body of subsequent work, observe that typical designs
have . Rent’s Rule gives us a way of succinctly
characterizing the wiring requirements for typical, limited-bi-
section designs.
Strictly speaking, (1) captures the dominant asymptotic be-
havior of the design and the real IO versus group size rela-
tionship typically diverges from this at the high and low ends.
Landman and Russo called the broad region where (1) held
Region I and the top end where it no longer holds Region II.
Stroobandt identified the divergence at the low end as Region III
[22]. Because of this effect, the in (1) may be different from
the actual primitive element IO in order to better fit the Region
I relationship.
Returning to our bisection based area lower bound, we can
observe that
(2)
If we place half of the primitive elements in our design on each
half of the chip, (2) reminds us that the total number of wires
entering each half of the chip is related to the number of prim-
itive elements in each half. To the extent our Rent relation (1)
properly captures the IO versus gate relationship, we can use it
to determine the number of wires that must cross the bisection
of the chip
(3)
All of these wires must cross a line that runs the width of the chip
and divides the chip into two pieces. We can use this relationship
to get a lower-bound on the length of this line and hence the side
Fig. 2. Area lower bound based on bisection widths.
length of the chip [see Fig. 2]. Without loss of generality, we
assume this line is a vertical cut of the die. Then
(4)
Here, is the wire pitch, and is the number of metal
layers available for vertical wiring. Equation (4) says the best
we can do is pack the wires crossing the bisection densely at the
metal pitch into the available wiring layers.
Now that we have a bound on the vertical length of the chip,
we can make a similar argument to bound the horizontal length
of the chip. We consider cutting each half of the chip with a hor-
izontal line that runs from the edge of the chip to the vertical cut
line (see Fig. 2). This line produces two groups of size in
each half of this chip half. Our Rent relation tells us the number
of wires leaving each of these halves
(5)
This allows us to make a similar argument about the length of
these horizontal lines
(6)
We can then put these two lower bounds together to compute
a lower bound on the area of the chip due to wiring
(7)
Equation (7) gives us a lower bound on the wiring requirements
for any layout of a graph with Rent characteristics . That
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Fig. 3. ToM topology (shown as c = 3, p = 0:5).
is, any physical network which supports such a graph must have
at least this much wiring area.
To be more precise, we can allow the IOs out of each region
to exit on all four sides rather than just the one for the bisection.
Note, however, that the regions will be roughly square in order
to maximize the perimeter to area ratio, so the total perimeter
is always a small constant factor times the edge length. Conse-
quently, such refinements will not change the asymptotic wiring
requirements. This wiring area lower bound argument is adapted
from Thompson [20].
Equation (7) says our total wiring requirements are growing
faster than linearly in gate count when . For any fixed
number of wiring layers, and , this means wiring area
forces the chip area to grow faster linearly for . If we
allow the number of wiring layers to grow with , perhaps we
can keep down to an area linear in . Our ability to do
this will depend critically on our switch requirements and how
the switches and wires are laid out.
B. ToM, BFT, HSRA
Leighton introduced the ToM (see Fig. 3, [23]) as a stylized,
limited-bisection network which could be used as a template for
the layout of any limited-bisection design and could be the basis
of a configurable routing network [24]. Bhatt and Leighton use
as their parameterization rather than Rent’s Rule’s ,
but they define an equivalent space ( , ,
where is the total number of primitive elements in the
design). By tuning the child to parent channel width growth of
each of the tree stages, the ToM can be parameterized to sup-
port the wiring requirements for any circuit. Significantly,
if we can recursively partition a design so that its IO versus par-
tition size relationship does not exceed the of a ToM net-
work, a ToM network will always be able to route it.
Using asymptotically the same number of switches, but orga-
nizing them differently, the factor of four can be reduced. Using
a crossbar type interpretation of the ToM, a network
supports the design [25]. The ToM allows us to do place-
ment only by considering recursive bisections; this is a powerful
property that simplifies physical mapping.
Leiserson adapted the ToM into the fat tree [26] and de-
fined a linear switch population version which he called the
butterfly fat tree (BFT) [27] (see Fig. 4, left-hand side). Our
hierarchical synchronous reconfigurable array (HSRA) [11]
Fig. 4. BFT and HSRA topology.
Fig. 5. Basic MoT topology (shown c = 1, p = 0:5).
(see Fig. 4 right) is logically equivalent to a BFT. Both are
“linearly populated” in that they have only a linear number
of switches (linear in the number of child input channels) in
each hierarchical switchbox rather than the quadratic number
required by the full ToM (Fig. 3). One consequence of linear
population is that the BFT or HSRA requires a total number of
switches which is linear in the number of endpoints supported
for any . In previous work we have identified resource
and routability tradeoffs for this class of networks [25]. In [28],
we showed that a BFT could be laid out in
area using metal layers. However, we left open the
question of whether or not a BFT could be laid out
in area given sufficient metal layers. Our ToM to MoT
mapping (Section IV) shows that we can provide such a layout
for any , demonstrating that we have a network that can both
be placed simply by using recursive bisection and be laid out in
asymptotically optimal area using multilevel wiring.
C. MoT
Leighton also introduced the MoT [29], [23] (see Fig. 5).
While the ToM–BFT–HSRA style designs have a single tree
hierarchy, the MoT starts with a mesh of nodes and builds a
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Fig. 6. Manhattan mesh interconnect model (shown asW = 6).
separate hierarchical network along each row and column in the
mesh. The resulting network has the asymptotic linear switch
property of the BFT/HSRA with greater ability to exploit two-
dimensional locality. In recent work [13], we identified how to
parameterize the MoT for any Rent-style wiring requirements
, calculated switch and layout asymptotics, and showed
that the MoT required fewer switches than conventional Man-
hattan mesh designs. We further showed a multilayer layout for
the MoT that required only area for any . [13] was the
first to demonstrate constant area, multilevel metallization lay-
outs for any of these limited-bisection networks.
D. Manhattan Mesh
Manhattan Meshes (see Fig. 6) have been most heavily
studied as interconnect networks for FPGAs (symmetric [4],
island-style [5]). These place a routing channel containing
wire track between every row and column of processing
elements. Each node may connect to a subset of the wire tracks
adjacent to it through the connection box (C-Box). At the
intersection of rows and columns, there is a switch box (S-Box)
which allows wires to be linked together into longer signal runs
or make Manhattan corner turns between a row and a column.
Traditional designs have populated the switch boxes linearly in
the number of channels, .
A mesh arranged as primitive elements has
horizontal and vertical channels. The total bisection width of
the mesh in the horizontal or vertical direction is then
(8)
To support a design characterized by Rent Parameters , the
Mesh will need
(9)
Equation (9) is the same observation as (3)—the IO out of each
half of the chip must cross the bisection. Combining (9) and (8),
we can related to the number of primitive elements, , and
our Rent parameters
(10)
For simplicity, we can drop the plus one without affecting the
asymptotic implications
(11)
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Fig. 7. Mapping between p = 0:5 MoT and p = 0:5 HSRA (BFT).
Equation (11) gives us a lower bound on channel width which
a mesh will need to support a Rent characterized design.
The mesh will generally need more wire channels than this be-
cause
• this only charges for bisection wires – channels may need
to be wider to hold wires in the recursive cuts;
• this assumes optimal wire spreading – it may not be pos-
sible to spread wires evenly across all channels without
increasing channel widths in the orthogonal channels.
Significantly, note that the mesh channel width, , grows with
for . This is directly related to the same asymptote we
saw in (7). The total wiring requirement grows faster than linear
for . In [13], we further showed that switch and area re-
quirements must grow faster than linear in when for
traditional mesh organizations; since switches occupy space in
the substrate, this prevents us from using multilayer metalliza-
tion in order to fully combat the superlinear wire growth require-
ments; the density of our meshes will asymptotically decrease
with increasing .
While the mesh is perhaps the most studied and most com-
mercially exploited topology, it has the worst asymptotic growth
requirements of the three designs. This is a salient example
where it is important to know that the asymptotic savings which
the MoT and ToM achieve is at the cost of only a constant factor
in wiring compared to the mesh; this says that even if the mesh
design is smallest at a particular time, if the Rent relation con-
tinues to hold while chip and system capacities continue to grow,
the mesh will eventually be the largest design.
III. MAPPING MOT TO LINEAR POPULATION TOM
We start by showing there is a direct mapping between a
MoT with a given growth rate and an HSRA/BFT with the
same growth rate. Leighton observed that a MoT could be em-
bedded in a ToM [23] where both are implicitly assumed to have
. We observe that the mapping holds even if the ToM is
linearly populated with switches as in the BFT or HSRA and
that the mapping will hold for .
A. Mapping
The observation is simply that we can embed each horizontal
MoT tree inside a single HSRA tree (See Fig. 7). Note that the
horizontal tree connecting the lowest row of the MoT (trace
) is mapped to a corresponding HSRA
tree (marked with same labels). Switches A and C perform the
same roles in both trees. HSRA switches B and D are set into a
fixed configuration as shown so that switches A and C (and cor-
responding switches higher in the tree) are connected together
to match the MoT topology.
Similarly, we can embed each vertical MoT tree inside a
single HSRA tree. Here switches E and G in the HSRA link up
switches F and H in the HSRA so they can serve as switches F
and H in the MoT.
In both cases, switches in alternate tree stages in the HSRA
are simply switched into a static position (e.g., B, D, E, and G, in
the called-out example) to match the topology of the MoT, while
the other tree switches directly provide the switching needed by
the MoT (e.g., A, C, F, and H). The MoT and the HSRA both
support arbitrary values using multiple, disjoint trees—dis-
joint except at the leaf where they connect to the leaves. Since
we use two HSRA trees to support each MoT tree, we see that
every HSRA contains within it a MoT. Assuming
the same arity (number of children links per switchbox; see Sec-
tion V-A3), a MoT route will traverse twice as many switches
when implemented on the HSRA.
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B. Implications
This observation says that the number of base trees ( ) re-
quired for a BFT/HSRA can never be more than a constant factor
larger than that for a MoT. The factor of two in leaf channels will
manifest themselves as a factor of two in both the horizontal
and vertical width of the HSRA, or a factor of 4 total area due to
channel width. Both designs require a number of switches which
is linear in the number of endpoints nodes and . This shows that
the ’s will be linearly related so the total switches will be within
a constant factor of each other. One might have expected that the
MoTs fuller exploitation of 2-D locality would have given it an
asymptotic advantage compared to the ToM; this shows the ad-
vantage is, at most, a small constant factor.
The factor of two is an upper bound. The mapped route does
not fully use the switches in the HSRA (e.g., B, D, E, G), rather
it takes a route which exists in the MoT based on less switching
options. As a result, it is likely that any given design will route
with a smaller constant factor on the HSRA ( ).
This shows that if one were to come up with a particularly
clever or fast way to place or route a MoT, there would be a di-
rect way to use it for the BFT/HSRA. That is, we simply solve
the problem quickly for the MoT, then use the equivalence em-
bedding given in the previous section to identify the switch set-
tings in the ToM necessary to implement the MoT route.
C. Technicalities
1) Leaf Composition: For the mapping to work directly, the
HSRA must allow connections between trees in each leaf similar
to MoT corner turns. A typical MoT network connection will
route through both a horizontal and vertical tree, changing be-
tween a horizontal and vertical tree (a corner turn) at a common
leaf node. Consequently a MoT route mapped to an HSRA will
need to be able to exit one tree route at a leaf, switch to a dif-
ferent tree, and continue routing in that tree.
2) Matching Growth Rates ( ’s): For the simplest HSRA’s
and MoTs, we use arity-2 trees, and we approximate a given by
deciding whether each tree stage has single or multiple parents
(e.g., in the HSRA shown on the right of Fig. 4, the lowest level
tree switches have two parents, while the switches one level up
have a single parent). In the single tree HSRA, for arity-2 we
repeat base sequences of growths ( ’s)
(12)
So, for , we use the sequence (2 1)*, for ,
the sequence (2 2 2 1)*. For the MoT, we have separate trees in
every channel contributing to the total bisection bandwidth, and
each growth spans both dimensions, so we have
(13)
The sequence (1)* realizes , and the sequence (2 1)*
realizes . Redistributing the 2’s
(14)
From this, we see that given a MoT growth sequence
, we can create an HSRA growth se-
quence
(15)
That is, the directly corresponding HSRA sequence includes a
two before every growth factor in the MoT sequence. Thus our
, (1)* MoT sequence yields our (2 1)* HSRA sequence,
and our , (2 1)* MoT sequence yields our (2 2 2 1)*
HSRA sequence. This arises because the MoT always effec-
tively doubles its bandwidth in the nontree dimension simply by
aggregating all the tree wires in the orthogonal channels. These
are exactly the wires which have fixed switch configurations in
the mapping above (see Fig. 7).
One consequence of this is that the directly mapped HSRA
growth sequence for a given corresponds to the HSRA growth
sequence derived from the MoT sequence. In many cases this
is the same (e.g., for : ,
for : ). However, for
some sequences there is a simpler growth sequence which one
might use on the HSRA. For example, for , the simplest
MoT sequence is (2 1 1)*. The corresponding mapped HSRA
sequence is (2 2 2 1 2 1)*. However, the sequence (2 2 1)* is
a simpler growth sequence often used for the HSRA. If we do
not use corresponding sequences in the mapping, the embedding
may require a larger ratio between and . Nonetheless,
the ratio will remain a constant.
IV. MAPPING LINEAR POPULATION TOM TO MOT
Embedding the MoT in the HSRA made it clear that the MoT
has a subset of the connectivity of the HSRA. We want to iden-
tify exactly what the difference between these two networks is.
What do we have to add to transform the MoT into the HSRA?
A. MoT Augmentation
Figs. 8 and 10 show that we need to add a strategic set of
orthogonal interchanges to the trees of a single dimension of
the MoT in order to achieve HSRA-equivalent connectivity.
As shown in Fig. 9, we decompose the MoT into horizontal
and vertical channels and concentrate on additions to the hori-
zontal channels. We add vertical links between corresponding
switching nodes in different channels (see Fig. 8). Here, “cor-
responding” means that a switching node at level is connected
to the switching node at the same logical tree point (same
logical set of decisions among up links when there is growth)
channels above (below) it.
The additional wires turn the single child per side, single
parent switching nodes into 5-way switches instead of 3-way
switches [the 3-way switches in Fig. 9 ( ) turn into 5-way
switches like the one shown on the right of Fig. 10 ( )], and
turn the double parent switches into 6-way switches [see bottom
level switches in the MoT on the top right of Fig. 12 ( )]. As
shown in Fig. 10, we can reorganize the HSRA switching so
that it fits inside these augmented MoT switching units while
retaining all of the HSRA connectivity. This switch regrouping
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Fig. 8. Mapping between p = 0:5 HSRA and p = 0:5 augmented MoT.
Fig. 9. Extract horizontal connectivity from p = 0:5 MoT.
Fig. 10. Equivalence of augmented MoT switching and HSRA switching.
added to the vertical link topology recovers for us HSRA con-
nectivity for any size HSRA. Fig. 8 marks the resulting wire
correspondence.
In this transformation we simply replace every existing
switching unit with one which is a constant factor larger. The
net effect is to increase the total number of switches by a
constant factor. The total number of switches required for this
augmented MoT remains linear in the number of endpoints
supported.
B. MoT Layout
Fig. 8 shows how the MoT implements the HSRA. What is
not immediately demonstrated in such diagrams is how these
extra wires will be laid out in the MoT. Most importantly, when
the HSRA-augmenting connections in the MoT are placed,
what is the maximum channel width and maximum number
of switches per node? It turns out that we can distribute these
augmented connections across the span of a hierarchical MoT
segment so that there are a constant number of switches per
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Fig. 11. Channel layout view and signal mapping for augmented MoT.
endpoint and that the number of wires per channel grows at ex-
actly the same rate as the MoT channel wires (see middle right
of Fig. 12). Further, by using the existing wire segments in the
orthogonal routing channels, which we have been ignoring so
far in our equivalence argument, no new wires are needed—we
simply need to apply an additional set of switches which allow
us to use the existing wires in this manner (see bottom row of
Fig. 12).
To show switch and wire spreading, it is useful to view a more
detailed view of the MoT/HSRA layout which shows channel
runs and switches. Fig. 11 shows such a view alongside the log-
ical view for a MoT augmented with these HSRA links.
Note here that we actually use a pair of MoT wires to implement
each single wire into the switchboxes in order to get the full con-
nectivity of the HSRA switching. In particular, this allows a full
interchange (e.g., , ) which would not be possible
if we only used a single wire. The need for two wires arises
because the MoT wire is not segmented and switched at the
switchbox, as in the HSRA, but rather is a continuous run and
we effectively spread out the switches in the HSRA switchbox
along the length of the pair of wires.
Fig. 12 shows an augmented MoT network for
alongside a HSRA. The case makes clearer
the fact that we cannot run all the wires directly in the place
where they are shown in the equivalence diagram (see top right
of Fig. 12) without filling the channels unevenly. In fact, there
will be such connections at the top of the tree, whereas
the MoT layout has already spread out the existing total
wires in its bisection among the channels such that there
are only wires per channel and demonstrated
that these can be laid out in constant width per channel given
wire layers [13] [reviewed below cumulating in
(22)].
Fig. 12 (middle row) shows a channel layout view for the aug-
mented MoT. We use a MoT to accommodate a
HSRA as suggested above. We note here that the eight wires
which had crossed the bisection are now spread out so that there
are two wires in each of the four channels. This is accomplished
in exactly the same way we guaranteed there were only
switches at each endpoint [13]. Here it is important that we
maximally spread out uplinks at a given level so that we do
not get multiple links to the same level at the same endpoint;
the geometric reduction in uplinks (wire) per endpoint as we
ascend the tree guarantees that this is easy to accomplish. In
fact, once we spread out the uplinks properly, we use the place-
ment of the parent–child uplink switches as a guide for where
to place these crosslink connections. Every place we have an
uplink switch, we place a companion augmenting link to the
associated wire in the companion stage ( channels above or
below as previously identified). In this way, we roughly double
the number of switches at each endpoint. Unlike switches, the
wires do overlap. That means the number of wires per channel
will grow as longer wires overlap shorter ones. The trick is to
notice that the wire growth exactly matches the standard wire
channel growth so that we can use existing wires for these runs.
Constructively, we note that we have a total of
uplinks at the root of a height row or column tree. Rear-
ranging (13)
(16)
To convert this to a per channel uplink count, we have divided
out the factor which results from combining across the
channels contributing uplinks. Equation (16) is exactly the per
channel row or column width at level necessary to satisfy our
Rent relation
(17)
These uplinks are distributed across the segment span of
length , so each node gets
(18)
The augmenting wires span length . Wire channel width con-
tribution per level then is
(19)
As suggested, this shows the same wire requirements as the
MoT needed for this level (17).
We further note that the total width of either channel is
(20)
(21)
(22)
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Fig. 12. Mapping between c = 1, p = 0:75 HSRA and c = 2, p = 0:75 augmented MoT.
For , , so the sum converges to a
-dependent constant times , which is within a constant
factor of the mesh channel width lower bound (11).
Since we have noted that the number of wires added for a
stage of augmenting links is exactly the same as the number of
wires in the parent stage to which they are connecting; and since
we are using a MoT, we can use the wires in the corre-
sponding stage of the orthogonal tree to perform this connection
simply by adding the switches necessary to allow them to serve
as these augmenting links. The bottom row of Fig. 12 shows the
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Fig. 13. c = 4, p = 0:5 augmented MoT in both dimensions corresponds to
composing two c = 1, p = 0:5 HSRAs rotated 90 relative to each other.
additional switches and highlights where the augmented paths
run over the orthogonal wire runs.
We have shown how to make one-dimension of a
MoT contain a HSRA. We can populate
the augmenting link switches in both dimensions as shown in
Fig. 12 (bottom left). This makes a MoT contain
HSRA composed with its transpose (see Fig. 13).
C. Implications
1) Design Unification: The augmentation that turns the
MoT into the BFT/HSRA allows us to exactly understand the
difference between these two networks. We can now see the
BFT as a particular corner turn scheme applied to the MoT and
unify these two networks into a single, parameterized design.
How we might add links between horizontal and vertical
tracks in the MoT (corner turns) was an outstanding question
before we discovered this mapping. If we simply allowed every
wire to connect to the wires at the same tree level that cross it,
we would need an asymptotically growing number of switches
per node and would lose the linear switch bound of the MoT.
The BFT/HSRA wiring gives us insight into how to formulate
a limited corner turn scheme for the MoT. This corner turn
scheme does not asymptotically increase the switches or wires
in the MoT, but does provide interesting switching character-
istics. Since the BFT/HSRA only has to route up and down a
single tree, whereas the MoT without augmentation generally
has to route up and down two trees, the augmented MoT has
half the switches in the worst-case paths between a source and
a destination.
A common complaint leveled at the arity–2 HSRA topology
is the asymmetry between the horizontal and vertical connec-
tions; as shown on the right of Fig. 4, the horizontal nearest-
neighbor is one switch away while the vertical nearest-neighbor
is two. The equivalence in Fig. 13 makes it clear that the arity-2
HSRA directionality bias can be removed by overlaying the net-
work with its transpose. Since all cases where we use MoT and
HSRA networks for FPGAs have , we will always have
multiple trees and be able to alter the orientation of the trees rel-
ative to each other. This equivalence also makes it clearer that
the MoT staggering can be applied to the BFT/HSRA.
This mapping further shows us how we can apply any results
on fast HSRA mapping (e.g., [30]) to the MoT.
TABLE I
SUMMARY OF RECURRING SYMBOLS USED IN ARTICLE
TABLE II
COMMON PARAMETERIZATION AND ANALOGS
2) Asymptotics and Layout: We see from (17), (19), (22),
and (11), that the MoT, the augmented MoT
(or the HSRA), and the mesh have the same asymptotic channel
width. None of the networks has more than a constant factor
fewer wiring tracks than any of the others.
The equivalence transformation here tells us we can apply
what we know about MoT layouts to HSRA layouts. Signifi-
cantly, the construction above showed that the HSRA can be
laid out in asymptotically the same channel width as the MoT.
We previously showed that a BFT/HSRA could be laid
out in linear area given wire layers [28] ; but at that
point in time the general question of laying out a BFT/HSRA
( ) in linear area using multilayer metallization
remained open. The equivalence above allows us to exploit our
prior construction that showed how to layout the MoT for any
in linear space using wire layers [13] in
order to also layout any HSRA in linear two-dimensional area
using wire layers. This now gives us two networks
that have the layout area property.
V. MOT TO MESH PARAMETERIZATION
In a companion article [13], we compared the MoT to a con-
ventional, Manhattan mesh. The most fundamental difference
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Fig. 14. Flatness parameter shown on single row (column) channel in p = 0:5 MoT.
Fig. 15. Arity parameter on single row (column) channel in p = 0:5 MoT.
between the Manhattan mesh and the MoT is the flat endpoint
connectivity on the mesh. That is, the mesh C-Box connects the
compute element’s inputs or outputs to all of (a constant frac-
tion of) the wires in the channel, whereas the MoT only con-
nects to the base level tree channels and uses the tree connec-
tions to climb up the tree to reach longer segments. This has the
immediate impact that the MoT needs only a linear number of
switches, while the Mesh needs switches per endpoint.
Since we have already established that grows with for
[(11)], we see that the mesh requires asymptotically
more switches than the MoT.
We can parameterize this difference and the other traditional
differences between the MoT and the mesh in order to define
a continuum space between the extremes. Table II summarizes
the variables. As noted in Fig. 1, we can view a mesh as a spe-
cial, degenerate case of the MoT where we tune several of the
parameters to their extreme values.
A. Parameterization
1) Flatness: We parameterize flatness by the number of
parent tree levels to which we connect each child node. In the
MoT, we connect a child at level to a parent at level . In
the Mesh, we connect the leaf child at level 0 to all levels above
it. In general, we could provide direct connections among a
group of levels; that is, we connect a child at level to
levels (see Fig. 14).
2) Segment Distribution: The Rent relation (1) can be ap-
plied strictly to define a set of segment distributions. We see
from the MoT designs, that we get length 1 segment, ,
length 2 segments, , length 4 segments, and
so on. Recall from (13), that we pick the growth rates to corre-
spond to our target value. This same idea could be applied to
the selection of mesh segment lengths and segment length distri-
butions. As we noted earlier [13], if these lengths are chosen ge-
ometrically in this manner, and if corner turns are only allowed
at segment ends, the mesh only needs a total number of S-Box
switches which is linear in the number of nodes supported by
the design.
Conventional mesh designs have often chosen to truncate
their hierarchy—stopping after a given segment length or
jumping from one segment length to full row/column length
lines rather than including all of the geometric wire lengths.
3) Arity: For simplicity, we have, so far, described and
shown binary trees for the MoT and HSRA. We showed an
Fig. 16. Staggering single row (column) channel in p = 0:5 MoT.
arity-4 BFT in Fig. 4. In general, we can build trees with
any number of children levels to a parent level. For example,
Fig. 15 shows a MoT row with an arity of 4 as contrasted with
an arity-2 MoT row. The arity tunes the rate of segment growth.
So an arity-4 MoT has segments of length rather
than In this way the combination of arity and
defines segment distribution.
4) Staggering: When we have multiple segments of non-
unit length longer than one, it is useful, both for switch place-
ment and for routing, to spread out the switch placements (e.g.,
[31]–[33]). In the MoT, this is true as well [13]. For the MoT,
we stagger the alignment of the trees relative to each other (see
Fig. 16). In both cases, staggering minimizes the cases where a
route must use a significantly longer (higher) link than it should
take to span the distance between the source and sink.
5) Shortcuts: In the strict tree structure of the MoT and
BFT/HSRA, there are cases where two nodes are physically
close in the layout but logically distant in the tree. This ef-
fect is mitigated by staggering. It can be eliminated entirely
by adding shortcut connections which allow segments at the
same level and in the same channel to be connected to their
immediately adjacent neighbors. These shortcuts, which only
requires a constant factor more switches than the base MoT,
now guarantee that the physical distance one must travel in the
MoT or BFT/HSRA is never more than a constant factor larger
than the Manhattan distance; this was the key innovation of
the Fat Pyramid [34]. Further, the number of switches on the
path will be logarithmic in distance, making it asymptotically
fewer than any bounded-segment length mesh scheme. These
shortcuts perform exactly the same switching as the end-to-end
segment switching ( , ) which appears in the
switchpoints of standard, Manhattan, switchbox designs (see
Fig. 17). That is, in the standard diamond switchbox, the switch
which connects a segment to a single segment of the same
length in the same channel on the other side of the switchbox,
is essentially the same as the shortcut switches which we may
or may not include in MoT or ToM designs.
6) Corner Turns: Corner turn parameterization defines
where and how routes may turn between orthogonal channels
(from horizontal to vertical routing or vice-versa). In a standard
mesh switchbox, a segment has a corner turning switch to a
single orthogonal segment when it crosses that segment or to
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Fig. 17. Shortcut, corner turn, and switchbox population.
one segment in each direction when it arrives at a switchbox co-
incident with a segment break in its corresponding orthogonal
segment. In a standard diamond switch configuration, these are
the NW, NE, SW, and SE switches (see Fig. 17). These corner
turns make up the remaining 1–2 switches which are normally
attached to the end of each segment (compare in the
Toronto Model [3], [4]).
Since is growing with for (11), as long as
we have at least one corner turn per segment per switchbox,
the number of switches per switchbox is growing, so the total
number of switches in all the switchboxes are growing faster
than linearly. It is asymptotically desirable to avoid this level
of corner turn population. The fact that we can lay out MoT
and BFT/HSRA designs using asymptotically similar wiring
requirements but without such extreme corner turn popula-
tion certainly suggests there is a viable alternative and it will
eventually be beneficial to exploit it. In the MoT, we consider
whether corner turns should be limited to the leaves or whether
we need some, limited scheme for higher level corner turns
(Section IV-C1 and [13]). In general, all the Mesh and MoT
corner turn variations make up a rich parameterized design
space.
The typical MoT layout, shown on the left of Fig. 17, al-
lows only a single corner turn at each switchbox. On the right of
Fig. 17, we show an alternate layout that overlaps adjacent seg-
ments in the same channel so that we can use simple switches
between orthogonal lines to support corner turns and allow this
inclusion of the pair of corner turns (e.g., both NE and NW from
the north input to a switchbox) typical in mesh switch popula-
tions.
7) Switchbox Population and Domains: It should be clear
that the general issues, which the mesh considers in terms of
switchbox population can be decomposed into shortcut and
corner turn issues above and shown in Fig. 17. In the preceding,
we described the most popular mesh and MoT designs where
there are a constant number of wires connecting the end (or
internal points in the mesh case) of segments. More generally,
we might ask about fuller switchbox population (e.g.,[35], [25])
and there are similar questions in both designs. The traditional
mesh design has disjoint domains which are only connected at
the leaves; similarly, the primary MoTs we have described only
allow turns between separate row and column trees at the leaves
and typically can only change among corresponding row and
column trees at a corner turn, giving them this domain structure
as well.
B. Implications
1) Unified Design Space: Unifying the design space gives
us greater insight into how we can tune designs. Reconciling
the Mesh with the MoT introduces new design parameters to
explore for tuning the Mesh and the MoT. It also sheds some
light on the assumptions we tend to make in these designs—as-
sumptions which may merit reexamination, e.g., would the MoT
be better off adopting the rich segment endpoint switching of a
typical mesh, or would the mesh be better off omitting some of
these switches? Is flat-endpoint connectivity a good assumption
to keep as we scale up to million compute-node designs? Note
that the mesh’s flat-endpoint connectivity and full corner-turn
population are each, individually, sufficient to force the number
of switches in the mesh to grow superlinearly in the number of
nodes. The MoT shows us a plausible alternative to avoid the
asymptotic growth arising from flat-endpoint connectivity, and
the ToM to MoT mapping show us a plausible alternative to full
corner-turn population.
2) Shortcuts: Our experience with MoT designs to date sug-
gests that shortcut connections may offer marginal additional
value compared to staggering [13]. Shortcuts do reduce the total
channel width required to route the design when we do not have
staggered segments, but only at a net increase in the total number
of switches. Once we add staggering, even the wire reduction
benefit is marginal. It may be interesting to consider shortcut
depopulation in the Manhattan mesh.
3) Pre- and Post-Layout Rent Characteristics: As shown in
the previous section, we can layout a BFT/HSRA with asymp-
totically the same channel width as a Mesh. We can use the same
layout strategy for the ToM, giving us a generalization of Leis-
erson and Greenberg’s fold-and-squash layout [36]. We know
the ToM can accommodate layouts simply by recursive bisec-
tion. As long as the bisection cuts do not exceed the tree band-
widths, the recursive bisection design will be routable on the
ToM, which we now know can be laid out with asymptotically
the same channel width as the mesh.
Put together, these observations imply that the a posteriori
global route Rent exponent for a Manhattan layout should be the
same as the a prior Rent exponent. That is, while there may be
difference in the layout-based partitions (e.g.,[15], [16]), these
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should, at most, be placement shuffles to reduce the constant fac-
tors associated with tree overlap among tree levels and will not
change the asymptotic growth rate. The MoT and ToM layout
described above tell us how to take any Rent characterized
design and lay it out with Manhattan channel
width. This gives us an upper bound on the global channel width
required to route a design on a mesh; this upper bound is
within a constant factor of the lower bound we previously de-
rived on mesh channel width ((11)). Note that the
construction above already more than accounts for the downlink
conflicts that forced us to use a ToM to accommodate
a design, so the channel width is no higher than times
the per channel width of the MoT derived in (22)
(23)
This suggests that there is no fundamental reason for the
post-placement Rent exponent for a design to be larger than
the pre-placement Rent. However, while asymptotically tight,
the bounds are loose in absolute terms; for example, the ratio
between the lower bound in (11) and this upper bound ((23))
is around 30 for . Consequently, this leaves room for
large constant factor differences between pre-placement and
post-placement IO ratios, and it may take very large designs for
the asymptotic effects to dominate. Our construction is unlikely
to be the tightest possible, so we leave open the question of
how much it is possible to tighten the constant factors in this
mapping.
The guarantee above is made in terms of a global route and
the full population ToM, rather than the mesh detailed route
and the HSRA or BFT, because the mapping ratio for linear
population designs remains an important, open question [35],
[25]. The result is directly applicable more to custom routing
than FPGA routing for this reason. However, if we can establish
a constant mapping ratio for some variant of the HSRA/BFT,
then these observations would allow us to apply this result to
these detailed networks as well.
VI. SUMMARY
To build efficient switching networks for typical circuits, we
must use networks which allow us to exploit the locality struc-
ture which exists in these circuit graphs. Manhattan meshes,
MoT, and ToM style networks are all examples of limited-bi-
section switching networks which support this locality exploita-
tion. While these networks are different in formulation, we see
that they have the same asymptotic wiring requirements—all
requiring wires per channel in 2-D layouts when
. Using embeddings, we have demonstrated equivalence
mappings between the networks (MoT embedded in HSRA,
HSRA embedded in augmented MoT with corner turns, and
MoT embedded in 2-D mesh); all of these mappings require at
most a constant scale factor in wires. The MoT to ToM and ToM
to MoT embeddings are made with only a constant scale factor
in switches. From these mappings we now see how to layout
linear-population ToM designs of any (e.g., BFT and HSRA)
in constant area using multilayer metallization and how to pro-
duce constructive global mesh routes which are known to be
within a constant factor of optimal. We can view these networks
within a larger, unified design space which helps us understand
the tradeoffs which each network makes and aides our search
for network parameters which meet design goals.
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